

PATENT APPLICATION

In re application of: Ji-Young Kim and Hyoung-Sub Kim

Serial No. Not yet assigned Examiner: Not yet assigned

Filed: August 25, 2003 Group Art Unit: Not yet Assigned

For: INTEGRATION METHOD OF A SEMICONDUCTOR DEVICE HAVING A
RECESSED GATE ELECTRODE

**INFORMATION DISCLOSURE CITATION
FORM PTO-1449 (Modified)**

U.S. PATENT DOCUMENTS

<u>Exam</u> <u>Init</u>	<u>Ref</u>	<u>Document</u> <u>Number</u>	<u>Issue</u> <u>Date</u>	<u>Name</u>	<u>Class</u>	<u>Sub</u> <u>Class</u>
_____	_____	6,063,669	5/16/2000	Takaishi		

FOREIGN PATENT DOCUMENTS

<u>Exam</u> <u>Init</u>	<u>Ref</u>	<u>Document</u> <u>Number</u>	<u>Publication</u> <u>Date</u>	<u>Country</u>	<u>Name</u>
_____	_____				

OTHER DOCUMENTS

<u>Exam</u> <u>Init</u>	<u>Ref</u>	<u>Author, Title, Date, Pertinent Pages, Etc.)</u>

Examiner: _____

Date Considered: _____